

Fig. 1

FIG. 2 is a block diagram of a Multilayer Network Element 12. The element includes a Processor 32, Processor Memory 34, Switching Element 36, Forwarding Memory 40, Associated Memory 42, and Packet Buffer Memory 44. The Processor 32 is connected to the Processor Memory 34 and the Switching Element 36. The Switching Element 36 is connected to the Forwarding Memory 40, Associated Memory 42, and Packet Buffer Memory 44. The Forwarding Memory 40 is connected to the Associated Memory 42, which is connected to the Packet Buffer Memory 44. The element is shown with three input/output ports 38.





Fig. 2



**Fig. 3**

FIG. 4 is a block diagram of a network device 30, such as a switch or router, in accordance with an embodiment of the present invention. The network device 30 includes an input port 50i, a packet memory manager 54, an output port 56i, and a forwarding logic 52. The forwarding logic 52 includes L2 logic 62, L3 logic 64, class logic 60, merge logic 66, and a PCR 67. The network device 30 also includes a processor 32, forwarding memory 40, and associated memory 42.




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8